Stanford VLSI Group Homepage

  • Increase font size
  • Default font size
  • Decrease font size
Home Papers

Publications

Filter:
# Title Authors Year Type of Publication
 
Results 151 - 175 of 188
0 Clustered voltage scaling technique for low-power design K. Usami, M. Horowitz 1995 article
1 Energy dissipation in general purpose processors R. Gonzalez, M. Horowitz 1995 article
2 Current integrating receivers for high speed system interconnects S. Sidiropoulos, M. Horowitz 1995 article
3 Regenerative feedback repeaters for programmable interconnections I. Dobbeleare, M. Horowitz, A. El Gamal 1995 article
4 Regenerative feedback repeaters for programmable interconnections I. Dobbelaere, M. Horowitz, A. El Gamal 1995 article
5 Array-of-arrays architecture for parallel floating point multiplication H. (Dhanesha) Kapadia, M. Horowitz, K. Falakshashi 1995 article
6 Architecture validation for processors R. C. Ho, C-H. Yang, M. Horowitz, D. Dill 1995 article
7 Evaluation of charge recovery circuits and adiabatic switching for low power CMOS design T. Indermaur, M. Horowitz 1994 article
8 Low-power digital design M. Horowitz, T. Indermaur, R. Gonzalez 1994 article
9 Techniques to reduce power in fast wide memories B. S. Amrutur, M. Horowitz 1994 article
10 A CMOSs 500 Mbps/pin synchronous point to point link interface S. Sidiropoulos, Chih-Kong Ken Yang, M. Horowitz 1994 article
11 Self-timed logic using current-sensing completion detection M. Dean, D. Dill, M. Horowitz 1994 article
12 Precise delay generation using coupled oscillators J. Maneatis, M. Horowitz 1993 article
13 Precise delay generation using coupled oscillators J. Maneatis, M. Horowitz 1993 article
14 Circuit techniques for large CSEA SRAMs D. E. Wingard, D. C. Stark, M. H. Horowitz 1992 article
15 Efficient superscalar performance through boosting M. Smith, M. Horowitz, M. Lam 1992 article
16 Efficient moment-based timing analysis for variable accuracy switch-level simulation R. Kao, M. Horowitz 1992 article
17 A zero-overhead self-timed 160ns 54b CMOS divider T. E. Williams, M. Horowitz 1991 article
18 A zero-overhead self-timed 160-nS 54-b CMOS divider T. Williams, M. Horowitz 1991 article
19 Tracing with Pixie M. D. Smith 1991 article
20 A 4nS BiCMOS translation lookaside buffer L. Tamura, T. Yang, D. Wingard, M. Horowitz, B. Wooley 1990 article
21 A single-chip, functional tester for VLSI circuits J. Gasbarro, M. Horowitz 1990 article
22 Bipolar circuit elements providing self-completion-indication T. Williams, M. Horowitz 1990 article
23 A 3.5ns, 1W, ECL register file M. Horowitz, M. Slamowitz, B. Rose, M. Johnson 1990 article
24 A 4-ns BiCMOS translation-lookaside buffer L. Tamura, T. Yang, D. Wingard, M. Horowitz, B. Wooley 1990 article